#97 Add LV & MV digi cables
This commit is contained in:
parent
0f886d629d
commit
df93f5d335
|
@ -12,3 +12,39 @@ minetest.register_craft({
|
||||||
|
|
||||||
technic.register_cable("LV", 2/16)
|
technic.register_cable("LV", 2/16)
|
||||||
|
|
||||||
|
if minetest.get_modpath("digilines") then
|
||||||
|
|
||||||
|
local S = technic.getter
|
||||||
|
|
||||||
|
if minetest.get_modpath("digistuff") then
|
||||||
|
minetest.register_craft({
|
||||||
|
output = 'technic:lv_digi_cable 1',
|
||||||
|
type = "shapeless",
|
||||||
|
recipe = {'digistuff:digimese', 'technic:lv_cable'}
|
||||||
|
})
|
||||||
|
else
|
||||||
|
minetest.register_craft({
|
||||||
|
output = 'technic:lv_digi_cable 1',
|
||||||
|
recipe = {
|
||||||
|
{'digilines:wire_std_00000000', 'digilines:wire_std_00000000', 'digilines:wire_std_00000000'},
|
||||||
|
{'digilines:wire_std_00000000', 'technic:lv_cable', 'digilines:wire_std_00000000'},
|
||||||
|
{'digilines:wire_std_00000000', 'digilines:wire_std_00000000', 'digilines:wire_std_00000000'},
|
||||||
|
}
|
||||||
|
})
|
||||||
|
end
|
||||||
|
|
||||||
|
technic.register_cable("LV", 2/16, S("LV Cable (digiline)"), "_digi", {
|
||||||
|
digiline = {
|
||||||
|
wire = {
|
||||||
|
rules = {
|
||||||
|
{x = 1, y = 0, z = 0},
|
||||||
|
{x =-1, y = 0, z = 0},
|
||||||
|
{x = 0, y = 1, z = 0},
|
||||||
|
{x = 0, y =-1, z = 0},
|
||||||
|
{x = 0, y = 0, z = 1},
|
||||||
|
{x = 0, y = 0, z =-1}
|
||||||
|
}
|
||||||
|
}
|
||||||
|
}
|
||||||
|
})
|
||||||
|
end
|
||||||
|
|
|
@ -12,3 +12,39 @@ minetest.register_craft({
|
||||||
|
|
||||||
technic.register_cable("MV", 2.5/16)
|
technic.register_cable("MV", 2.5/16)
|
||||||
|
|
||||||
|
if minetest.get_modpath("digilines") then
|
||||||
|
|
||||||
|
local S = technic.getter
|
||||||
|
|
||||||
|
if minetest.get_modpath("digistuff") then
|
||||||
|
minetest.register_craft({
|
||||||
|
output = 'technic:mv_digi_cable 1',
|
||||||
|
type = "shapeless",
|
||||||
|
recipe = {'digistuff:digimese', 'technic:mv_cable'}
|
||||||
|
})
|
||||||
|
else
|
||||||
|
minetest.register_craft({
|
||||||
|
output = 'technic:mv_digi_cable 1',
|
||||||
|
recipe = {
|
||||||
|
{'digilines:wire_std_00000000', 'digilines:wire_std_00000000', 'digilines:wire_std_00000000'},
|
||||||
|
{'digilines:wire_std_00000000', 'technic:mv_cable', 'digilines:wire_std_00000000'},
|
||||||
|
{'digilines:wire_std_00000000', 'digilines:wire_std_00000000', 'digilines:wire_std_00000000'},
|
||||||
|
}
|
||||||
|
})
|
||||||
|
end
|
||||||
|
|
||||||
|
technic.register_cable("MV", 2.5/16, S("MV Cable (digiline)"), "_digi", {
|
||||||
|
digiline = {
|
||||||
|
wire = {
|
||||||
|
rules = {
|
||||||
|
{x = 1, y = 0, z = 0},
|
||||||
|
{x =-1, y = 0, z = 0},
|
||||||
|
{x = 0, y = 1, z = 0},
|
||||||
|
{x = 0, y =-1, z = 0},
|
||||||
|
{x = 0, y = 0, z = 1},
|
||||||
|
{x = 0, y = 0, z =-1}
|
||||||
|
}
|
||||||
|
}
|
||||||
|
}
|
||||||
|
})
|
||||||
|
end
|
||||||
|
|
Binary file not shown.
After Width: | Height: | Size: 729 B |
Binary file not shown.
After Width: | Height: | Size: 805 B |
Binary file not shown.
After Width: | Height: | Size: 749 B |
Binary file not shown.
After Width: | Height: | Size: 836 B |
Loading…
Reference in New Issue